A linear arrangement problem, called the minmax mincut problem, emerging from circuit design is investigated. Its input is a series-parallel directed hypergraph (SPDH), and the output is a linear arrangement (and a layout). The primary objective is to minimize the longest path, and the secondary objective is to minimize the cutwidth. It is shown that cutwidth D, subject to longest path minimization, is affected by two terms: pattern number k and balancing number m. Also, k and m are both lower bounds on the cutwidth. An algorithm, running in linear time, produces layouts with cutwidths D ≤ 2(k + m). There exist examples with k = Ω(N), where N is the number of vertices; however, m is always O(log N ). We show that every SPDH, after local logic resynthesis (specifically, after reordering the serial paths), can be linearly placed with cutwidth D = O(log N ). Simultaneously, its dual SPDH can be linearly placed with the same vertex order and with cutwidth D = O(log N ). Therefore, after local resynthesis the area can be reduced by a factor of N/ log N .
1.
Introduction. This section begins by defining basic terms. Then we formulate the concerned problem and compare it with related problems in the literature.
Definitions.
The following definitions originate from a practical circuit application, which will be further explained in section 6. Most terms are natural extensions of terms from graph theory.
An undirected hypergraph G = (V, E) consists of two sets V and E, where V is a set of vertices and E is a set of undirected hyperedges. An undirected hyperedge is a nonempty subset of V .
A directed hypergraph H = (V, E) also consists of two sets V and E, where V is a set of vertices and E is a set of directed hyperedges. A directed hyperedge e = (V 1 , V 2 ) is an ordered pair of nonempty subsets of V , where V 1 is the source set of hyperedge (V 1 , V 2 ) and V 2 is the sink set of hyperedge (V 1 , V 2 ): V 1 ∩V 2 = ∅. Figure 1 .1 shows a directed hypergraph H = (V, E) with five vertices V = {a, b, c, d, e} and two hyperedges E = {({a, b}, {c, d}), ({d}, {e})}. {a, b} and {c, d} are the source set and the sink set of hyperedge ({a, b}, {c, d}), respectively. {d} and {e} are the source set and the sink set of hyperedge ({d}, {e}), respectively.
A source s of a directed hypergraph is a vertex without any incident hyperedge containing s in its sink set. Similarly, a sink t of a directed hypergraph is a vertex without any incident hyperedge containing t in its source set. Thus in Figure 1 .1, a, b are sources and c, e are sinks. A two-terminal directed hypergraph is a directed hypergraph with only one source and only one sink. Notice that source sets and sink sets refer to hyperedges and sources and sinks refer to directed hypergraphs. A directed hypergraph is acyclic if there does not exist a sequence (with a cardinality larger than 1) of pairs of ordered vertices (v 1 , v 2 ), (v 2 , v 3 ), . . . , (v m , v m+1 = v 1 ), where in (v i , v i+1 ), v i and v i+1 belong to the source set and the sink set of a distinct hyperedge, respectively. Therefore, the directed hypergraph H in Figure 1 .1 is acyclic but is not a two-terminal one.
We recursively define a series-parallel directed hypergraph (SPDH) as follows. A directed hypergraph, denoted as an SPDH basis (SPDHB), consisting of three vertices s, v, t connected by two hyperedges, as shown in Figure 1 .2(a), is an SPDH. In addition to an SPDHB, an SPDH can be constructed by applying two operations, series and parallel, on two SPDHs, recursively. A series operation combines two SPDHs H 1 , H 2 by removing the sink of H 1 and the source of H 2 and merging the remaining two "dangling" hyperedges into one hyperedge, as Figure 1 .2(c) shows. A parallel operation combines two SPDHs by merging the two sources and the corresponding incident hyperedges and merging the two sinks and the corresponding hyperedges, as Figure 1 .2(d) shows.
Obviously, an SPDH is acyclic. In addition, each vertex v has only two incident hyperedges: one incoming hyperedge containing vertex v in the sink set of the hyperedge and one outgoing hyperedge containing vertex v in the source set of the hyperedge. However, the source has only one incident hyperedge, called the source hyperedge, and the sink has also only one incident hyperedge, called the sink hyperedge.
A series-parallel (S-P) tree [13] T can represent an SPDH H. Since H is recursively constructed, we define T in a recursive manner. Each leaf of T corresponds to an SPDHB. Let H 1 and H 2 be two subgraphs of H that are combined either in series (labeled S) or in parallel (labeled P ). The tree corresponding to the union of H 1 and H 2 consists of a node label S or P (depending on the combination step) with T 1 and T 2 as its subtrees, where T 1 and T 2 are trees corresponding to H 1 and H 2 , respectively.
In order to simplify our discussion in linear arrangements of an SPDH, a modified S-P tree, called a "marked" S-P tree, is defined as follows. A double line below an Stype node is used to emphasize that the SPDH of the corresponding subtree should be located closer to the source. S-P tree.
1 The dual of an SPDH H is also an SPDH H d constructed from a similar procedure as the one constructing H. However, when the procedure which constructs H employs a series operation, the dual procedure which constructs H d employs a parallel operation, and vice versa. An S-P tree of H d is a dual of an S-P tree of H. To clarify, we employ the name "nodes" instead of "vertices" in the context of S-P trees and employ "vertices" in the context of directed hypergraphs. A linear arrangement (also called a linear layout or simply a layout) of a directed hypergraph H is a one-to-one function L :
In other words, |E(i)| is the least number of tracks needed at position i in order to lay out all hyperedges crossing position i in distinct tracks. tracks and the other needs four tracks.
Problem formulation.
We formulate a novel linear arrangement problem as follows.
A minmax mincut problem. Input: An SPDH. Output: A minimum cutwidth layout with the constraints that the source is at the leftmost position, the sink is at the rightmost position, and the longest path 2 is minimized.
Related problems.
In the literature, problems related to the minmax mincut problem are the single-machine sequencing with precedence relations problem [11] , the mincut linear arrangement problem [4] , and the gate-matrix area (height) minimization problem [8] . However, there are no obvious methods to transform the minmax mincut problem to one of these problems.
The single-machine sequencing with precedence relations problem accepts an input of precedence relations, which forms a directed graph. The goal is to linearly arrange the vertices under the constraints of the precedence relations. Nevertheless, the problem of including the cutwidth in the cost function has not yet been addressed.
The mincut linear arrangement problem focuses on an undirected graph. The considered edges are not directed hyperedges. Minimizing the cutwidth of a linear layout of a general undirected graph is NP-complete [3] . If the graph is a tree, it can be solved in polynomial time [15] .
In terms of our above definitions, the gate-matrix minimization problem is actually the "mincut linear arrangement of a general directed hypergraph" problem. However, it does not have the constraint of minimizing the longest path. The gatematrix minimization problem is also NP-complete and a number of effective heuristics have been proposed [2, 5, 7, 6] . Also, a tight bound Θ(log N ) on the cutwidth was proved [12] .
This paper is further organized as follows. Section 2 investigates the constraint of the longest path minimization problems. Section 3 shows that the pattern number k is a lower bound on the cutwidth D, and that there exist examples with k = Ω(N). An algorithm on the minmax mincut problem ensuring cutwidth D ≤ 2(k + m) is presented in section 4, where the balancing number m is also introduced. Section 5 proposes a reordering and layout algorithm, which reorders serial paths and simultaneously reduces the pattern numbers of an SPDH and its dual from k to O(log N ). The algorithm also lays out the SPDH and its dual in the same layout order. Therefore, every SPDH and its dual can be simultaneously laid out with cutwidth O(log N ). Section 6 illustrates applications and shows two examples. The last section summarizes and concludes this paper.
Minimizing the longest path.
This section describes a class of layouts subject to two constraints: (1) the longest path is minimized, (2) the source is at the leftmost position and the sink is at the rightmost position. Proof. There are two observations: (1) the source is at the leftmost position and the sink is at the rightmost position, 3 (2) since each path must begin at the source and end at the sink, the minimum path length is the straight-line distance from the source to the sink. If there is no bend in any path, each path (including the longest one) has the same minimum length, the straight-line distance from the source to the sink. Obviously, any bend will increase the lengths of some paths and, consequently, will violate the constraint of minimizing the longest path. Figure 1 .5 shows layouts with and without bends.
It is not difficult to see that the set of all layouts produced by topological sorting [1] of directed hypergraphs is equal to the set of layouts without bends. (As will be discussed in section 6, layouts obtained from topological sorting are of particular importance in designing high-performance VLSI circuits.) A topological sorting of an acyclic directed hypergraph H = (V, E) is a layout of its vertices such that if H contains a directed hyperedge (V 1 , V 2 ), each vertex in V 1 will be laid out to the left of Notice that by substituting each directed hyperedge with two-terminal directed edges from each vertex of the source set to each vertex of the sink set, we transform any directed hypergraph H to a directed graph G. It is easy to see that there is a one-to-one relation between topological sortings of G and H. In Figure 2 .1, a directed hypergraph H is transformed to a directed graph G and the topologically sorted layout L H of H corresponds to the topologically sorted layout L G of G.
3. Cutwidth consideration in topologically sorted layouts. Recall that for an SPDH layout the number of tracks needed is lower bounded by the cutwidth. In this section, among the topologically sorted (TS) layouts an SPDH with D = Ω(N) tracks is shown, where N is the number of vertices. In addition, the pattern number k is defined and shown to be a lower bound on the number of tracks D. However, this bound is not tight.
Consider a class of SPDHs T S d(k), called TS-difficult SPDHs, which is recursively defined as follows. The basis T S d(0) is an SPDHB. T S d(k) is constructed from
by adding an SPDHB in parallel and then serially merging an SPDHB to the source of the resulting SPDH and then adding another SPDHB to the sink of the resulting SPDH. The general form is shown in Figure 3 .1(a) with N = 3k + 3.
Lemma 3.
All TS-layouts of a TS-difficult SPDH T S d(k) require Ω(N ) tracks, where N is the number of vertices. Proof. Let tr(T S d(k)) denote the minimum track number of T S d(k) under TS. This lemma is proved by induction on k.

Basis: It is clear that tr(T S d(1))
been laid out using the minimum number of tracks, as shown in Since x (k+1)r must be connected to x (k+1)d and this hyperedge is distinct from other hyperedges, we need a new track. Case 2. x (k+1)r is to the right of x kd .
Since x (k+1)r must be connected to x (k+1)u and this hyperedge is distinct from other hyperedges, we need a new track. Case 3. x (k+1)r is between x ku and x kd .
If we can place the source hyperedge of x (k+1)r , which is to the left of x (k+1)r , in a track i and place the sink hyperedge of x (k+1)r , which is to the right of x (k+1)r in another track j, these two tracks could be combined to reduce 
tr(T S d(k)) by 1. This is a contradiction to the assumption that T S d(k)
has been laid out using a minimal number of tracks. Therefore, we need a new track. As discussed above, the number of tracks is bounded from below by k = N −3 3 . That is, the lower bound is Ω(N ) .
In Figure 3 .1, a "pattern," called pattern A, depicted in Figure 3 .3(a), is repeated along the longest path. In an S-P tree, an external path is a path from a leaf to the root; it contains a sequence of inner nodes and a set of edges interconnecting the nodes. An external path can be decomposed into three kinds of elements as follows:
We use P |, S|, S|| to represent these three elements. The pattern number of an external 3. Continue to trace up until at least one S| and at least one S|| (not necessarily in that order) are visited; call these two parts of the current pattern; add 1 to the pattern number. 4. Repeat steps 2 and 3 until the path ends. Among the pattern numbers of external paths, the largest one defines the pattern number of an S-P tree and the corresponding SPDH. The following lemma essentially shows that the pattern number of an SPDH is well defined.
Lemma 3.2. All S-P trees corresponding to a given SPDH have a unique pattern number.
Proof. When an S-P tree is constructed, either a set of subgraphs are combined in series, called C s , or a set of subgraphs are combined in parallel, called C p (see Figure 3 .4).
For the series case, along any path from the corresponding subtree we meet a sequence of S-type nodes until another subgraph combines in parallel with C s , and we will meet the same P-type node. If there is a construction of an S-P tree where along a specific subtree we meet only S|, but in another construction we meet S||, this means that in the previous SPDH other subgraphs need to be closer to the left in the final layout, but not in the latter SPDH. This is impossible for the same set of serially connected subgraphs. Using the same argument, we conclude that for an S-P tree, each path from subtrees of C s meets at least one S|, one S||, or one S| and one S||, which is independent of the construction method.
For the parallel case, each path from a subtree of C p will meet at least a P-type node before this set of subgraphs is further combined in series. Consequently, any construction of this set will contribute the same to the pattern number of each path.
Therefore, each path has the same pattern number under any S-P tree construction algorithm, and the pattern number of an SPDH is unique.
Lemma 3.3. The pattern number k of an S-P tree is a lower bound on the number of tracks needed to lay out the corresponding SPDH.
Proof. The idea is to "peel" the S-P tree until it is isomorphic (including the labels) to the tree of a TS-difficult SPDH T S d(k) (see Figure 3 .1). This can be done by repeatedly deleting inner nodes which have either one or two leaves and which do not contribute to the pattern number and deleting one of the attached leaves which correspond to vertices in the SPDH.
Recall that in an SPDH, a vertex can have only two incident hyperedges, the incoming and the outgoing hyperedges. If a vertex v is attached to an S-type inner node, v has an incoming hyperedge of the form (V is , {v} ∪ V it ) and an outgoing hyperedge of the form ({v} ∪ V os , V ot ), where V is , V ot are nonempty vertex sets and V it , V os are general vertex sets. Deleting an S-type inner node and one of the attached leaves necessitates removing the corresponding vertex v in the SPDH such that the incoming and outgoing hyperedges (
If a vertex v is attached to a P-type inner node, the incoming hyperedge is of the form (V is , {v} ∪ V it ) and the outgoing hyperedge is of the form ({v} ∪ V os , V ot ), where V is , V it , V os , and V ot are nonempty vertex sets. Deleting a P-type inner node and one of the attached leaves means to delete the corresponding vertex v in the SPDH such that the incoming and outgoing hyperedges (
As for the layout, in addition to removing corresponding vertices, in order not to change the number of tracks, the incident hyperedges are either connected using original tracks or remain the same. It depends on whether the deleted inner nodes are S-type or P-type, as shown in the following example. Figure 3 .5 gives an example of peeling. When x 1 and the related S-type inner node is peeled in the S-P tree, the corresponding vertex in the SPDH is removed, the corresponding vertex in the layout is deleted, and the incident hyperedges in the layout are merged. For x 6 , which is connected to a P-type node, the corresponding vertices in the SPDH and in the layout are deleted. The resulting layout needs no more tracks than the original one because of the reduced constraints of merging and deleting.
If the original layout requires o(k) tracks (i.e., less than Θ(k)), the resulting SPDH, which has k patterns and is isomorphic to a TS-difficult SPDH shown in Figure 3 .1, has o(k) tracks. This is a contradiction of Lemma 3.1.
However, pattern number is not the only parameter that dictates the number of tracks. This is shown in the following lemma.
Lemma 3.4. There exist SPDHs with pattern number 1 that require Ω(log N ) tracks.
Proof. [12] introduced a circuit which can be transformed, as will be mentioned in section 6, to a so-called difficult-SPDH. One of its S-P trees is shown in Figure 3 .6. The pattern number is 1, but it was proved in [12] that Ω(log N ) tracks are necessary to lay it out.
A layout algorithm.
In this section, we propose a layout algorithm which traverses an S-P tree in a bottom-up manner. We will prove that the algorithm needs at most 2(k + m) tracks, where k is the pattern number of the given SPDH and the balancing number m (which will be defined in Theorem 4.1) is at most log N (but could be much less), where N is the number of vertices.
The proposed data structure is as follows. For each inner node n, two records, D(n) and pattern(n), are kept. D(n) is the number of necessary tracks. P attern(n) is the pattern configuration of the larger track number of the two subgraphs of node n after tracing up to node n. The possible pattern configurations-denoted by 
, and (k, P |, S||). The symbol (k) means that k patterns have been traversed and another P | is now being looked for. (k, P |) means that k patterns and an additional P | have been traversed and another S| or another S|| is being looked for. (k, P |, S|) means that k patterns and an additional P | and S| have been traversed, while another S|| is being looked for. The last one, (k, P |, S||), means that k patterns and an additional P | and S|| have been traversed, while another S| is being looked for.
In the algorithm, each pattern configuration is laid out with a special connection configuration, called a layout representative. Layout representatives are shown in For (k) , the source and the sink hyperedges are available at the left and the right of the subgraph layout, respectively. For (k, P |), both the source and the sink hyperedges are available at the left and the right. For (k, P |, S|), both the source and the sink hyperedges are available at the left and only the sink hyperedge is available at the right. As for (k, P |, S||), only the source hyperedge is available at the left, but both the source and the sink hyperedges are available at the right. In Figure 4 .1, their basis configurations are shown.
We denote the left and the right children of n by l and r, respectively. Also, in order to simplify the proof, if the number of tracks is increased, two tracks will be added, by assigning pseudotrack in some cases (obviously, this is not done in practice).
The main idea of the algorithm is to maintain layout representatives and to control the number of tracks.
TS Layout Algorithm.
Input: An S-P tree. Output: A TS layout. Traverse each node in a bottom-up manner, and at the same time, lay out the corresponding subgraph according to the following cases until the entire S-P tree has been traversed. Furthermore, reduce the number of tracks by cleaning up the pseudotracks.
There are two cases according to the type of the currently traversed node n. Node n may be either an S-type node or a P-type node. Case 1. n is a P-type node.
Rename n as P n . According to whether P n contributes to the pattern configuration or not, there are four cases. 
. D(l) > D(r).
The layout is shown in Figure 4 .2, and the result of D(P n ) and
We can see that the layout has the connection configuration of (k(l), P |). Case 1.
D(l) = D(r).
According to the pattern numbers, there are two cases. Case 1.1.
k(l) ≥ k(r).
It is similar to Case 1.1.1. Case 1.
k(l) < k(r).
The layout is shown in Figure 4 .2, and the result is
The three situations correspond to three possible pattern configurations of the right path. All the connection configurations remain the same as those of the layout of the right subgraphs. Case 1.
D(l) < D(r).
The layout is shown in Figure 4 .2, and the result is 
Case 1.2. P n is in the pattern of the right path but not in the pattern of the left path.
It is similar to Case 1.1.
Case 1.3. P n is in both patterns of the left and the right paths.
This condition means that the pattern configurations of the left path and the right path below P n are (k(l)) and (k(r)), respectively. Case 1.
D(l) > D(r).
It is similar to Case 1.1.1.
Case 1.3.2. D(l) = D(r).
Case 1.3.2.2. k(l) < k(r). pattern(P n ) = (k(r), P |). (4.9)
Case 1.3.3. D(l) < D(r).
It is symmetrical to Case 1.3.1. Case 1.4. P n is neither in the pattern of the left path nor in the pattern of the right path. This condition means that the pattern configuration of the left path below P n is (k(l), P |), (k(l), P |, S|), or (k(l), P |, S||) and that of the right path is (k(r), P |), (k(r), P |, S|), or (k(r), P |, S||). Case 1.
D(l) > D(r).
.1. k(l) ≥ k(r).
.2.2. k(l) < k(r).
It is symmetrical to Case 1.4.2.1.
Case 1.4.3. D(l) < D(r).
It is symmetrical to Case 1.4.1.
Case 2. n is an S-type node.
Rename n as S n and put the subtree with the double line to the left side of S n .
Case 2.1. S n is in the pattern of the left path but not in the pattern of the right path.
This condition means that the pattern configuration of the left path below S n is either (k(l), P |) or (k(l), P |, S|) and that of the right path is either (k(r)) or (k(r), P |, S|). Case 2.
D(l) > D(r).
The layout is shown in Figure 4 .3, and the result is (4.15) where ∪ means the original pattern(l) meets one more S||. For now, that is either (k(l), P |, S||) or (k(l) + 1).
Case 2.1.2. D(l) = D(r).
Case 2.1.
k(l) ≥ k(r).
The layout is shown in Figure 4 .3, and the result is 
Case 2.1.2.2. k(l) < k(r).
The layout is shown in Figure 4 .3, and the result is
D(S n ) = D(r) + 2 or D(r), (4.18) pattern(S n ) = pattern(r). (4.19)
Case 2.1.3. D(l) < D(r).
Case 2.2. S n is not in the pattern of the left path but is in the pattern of the right path.
This condition means that the pattern configuration of the left path below S n is either (k(l)) or (k(l), P |, S||) and that of the right path is either (k(r), P |) or (k(r), P |, S||). Therefore, there are four situations for different cases.
Case 2.2.1. D(l) > D(r).
.2. k(l) < k(r).
Case 2.2.3. D(l) < D(r).
It is similar to Case 2.
except that D(S n ) is only D(l). Case 2.3. S n is in both patterns of the left and the right paths.
This condition means that the pattern configuration of the left path below S n is either (k(l), P |) or (k(l), P |, S|) and that of right path below S n is either (k(r), P |) or (k(r), P |, S||).
Case 2.3.1. D(l) > D(r).
The layout is shown in Figure 4 .4, and the result is
Case 2.3.2. D(l) = D(r).
Case 2.3.
k(l) ≥ k(r).
It is similar to Case 2.3.1 except that D(S n ) is D(l) + 2 in some cases.
Case 2.3.2.2. k(l) < k(r).
Case 2.3.3. D(l) < D(r).
It is similar to Case 2.3.
except that D(S n ) is only D(r).
The layout is shown in Figure 4 .4, and the result is similar to Case 2.1.3. Since this algorithm traverses each node only once and it takes constant time to process each node, it runs in linear time. After the above layout is obtained, we can trace down the S-P tree from the root and along the larger track number subtree. If the number of tracks is equal, we choose the one with the larger pattern number. In addition, if both track numbers and pattern numbers are the same, we choose the left one. We call this path the largest track number path. Along this path down, the number of tracks will decrease by two only if either of the following two events happen. We pass a P | node which belongs to a pattern of the largest track number path or a node with the two subtrees having the same number of tracks. Proof. In the following, A represents a P | which belongs to a pattern and during the layout procedure makes the number of tracks increase by two. B denotes a node with its two subtrees having the same number of tracks and it also causes the number of tracks to increase by two.
Suppose we already have a layout that is produced by the TS layout algorithm and the pattern number for the corresponding S-P tree is k. The minimal vertex number will occur when the largest track number path has k patterns and other paths have pattern numbers as small as possible. The reason is that the more patterns, the more tracks are needed for the layout. Thus, when the track number is fixed, fewer vertices are needed.
Here 
A reordering and layout algorithm for an SPDH and its dual.
In this section we show how serial path reordering can reduce necessary layout tracks of an SPDH P and its dual N simultaneously to O(log N ), where N is the number of vertices. In addition, we propose an algorithm which reorders and lays out an SPDH.
A simultaneous layout of an SPDH P consists of two layouts-one corresponding to P and the other corresponding to its dual N -with the same vertex order. The Recall the definitions of section 1.1. An SPDH and its dual have distinct S-P trees. These two trees are dual to each other. In our construction procedure, if one inner node in a tree is S-type, the corresponding inner node in the other tree is P-type, and vice versa.
The reordering and layout algorithm is summarized as follows: 1. Traverse each inner node of the S-P trees in a bottom-up manner. 2. Decide the relative positions of subtree layouts under the P-type node of the two currently traversed inner nodes. 3. Consequently, fix the single line and double line positions of the corresponding S-type node in the other tree. 4. Keep a track number D of necessary tracks for each node of each S-P tree. There are only two types of layout representatives participating in the algorithm. Recall that a layout representative is a special connection configuration. These two layout representatives are shown in Figure 5 .3. One is called a Double-Double, with both the source and the sink hyperedges available at the left and the right. The other is called a Single-Double, with only the source hyperedge available at the left but both the source and the sink hyperedges available at the right. The algorithm has three characteristics:
1. During a bottom-up traversal of an inner node, each layout of its two subtrees are one of the two layout representatives, and the resulting layout will also be one of these two layout representatives. 2. The track number D of each P-type node is kept (by assigning pseudotracks in some cases) the same as that of the corresponding S-type node. 3. A track number is larger than the maximum of the track numbers of the two children if and only if the two subtrees of the corresponding node have the same track number. Also, all track numbers are kept odd. We benefit from limiting the layout of each subtree to one of the two layout representatives as mentioned in the first characteristic and keeping track numbers as mentioned in the second characteristic. The benefit is that when traversing inner nodes we need to consider only three cases. These cases are divided according to the relative track numbers of the two subtrees of the currently traversed P-type inner node. The third characteristic (which is also about the track numbers) simplifies the proof of Theorem 5.1: this algorithm uses O(log N ) tracks, where N is the vertex number of the input SPDH or its dual.
Regarding data structure, for each inner node n we keep two records: a track number, D(n), and the layout representative for the n-rooted subtree, layoutrepresentative(n). Reordering and Layout Algorithm. Input: An S-P tree and its dual. Output: A TS simultaneous layout. We lay out each vertex, a leaf in the trees, as a layout basis shown in Figure 5 .3 and assign each layout basis D = 3 tracks. Then we traverse the nodes of both S-P trees simultaneously in a bottom-up manner and maintain the layout representatives according to the P-type node as in the cases described below. Finally, unnecessary tracks are cleaned up.
where P l , P r are the left child and the right child of the P-type node P n , respectively. Similarly, S l , S r are the left child and the right child of the corresponding S-type node S n in the other S-P tree.
The resulting layouts are shown in Figure 5 We can see that each of the resulting layout connections is one of the two types of layout representatives.
The resulting layouts are also shown in Figure 5 .4. The results of D(P n ) and
We can see that the resulting layout connections are still among the two layout representatives.
It is similar to Case 2. Similar to the TS layout algorithm, the reordering and layout algorithm also tra- verses each node once, and it takes constant time to process each node. Consequently, it runs in linear time. The algorithm is demonstrated in the next section.
Applications and examples.
This section applies the minmax mincut algorithms to circuit design. This application produces layouts of CMOS functional cells using the gate-matrix layout style. Two circuits are used to demonstrate the reordering and layout algorithm.
In [10] , the gate-matrix style was introduced to implement circuits. There, the "intersections" of polysilicon columns and diffusion rows form transistors and horizontal metal lines are used as connections. Gate-matrix design includes assigning transistors to columns and using metal lines to implement net lists. A CMOS functional cell is formed by series-parallel connections of transistors [14] ; the PMOS and NMOS sides of the circuit are the dual of each other; a general CMOS circuit is an interconnection of CMOS functional cells. by either the sink of an SPDH corresponding to the PMOS circuit or the source of an SPDH corresponding to the NMOS circuit. Node V SS is represented by a sink. In this transformation, the gate-matrix area (height) minimization problem with CMOS functional cells as inputs is equal to the mincut linear arrangement of a SPDH problem.
Minimizing the longest path in an SPDH layout, which has been discussed in this paper, corresponds to minimizing the longest current path in circuit design. Such minimization speeds up the corresponding circuits. Furthermore, routing a path with bends usually requires more vias to connect horizontal and vertical wires than routing a path without any bends. Vias have high resistances, and thus they may slow the circuit. Therefore, our layouts, which are topologically sorted and have no bends, reduce resistances. Consequently, this reduction speeds up the corresponding circuits as well. In other words, the minmax mincut problem corresponds to an area minimization problem that addresses delay minimization. Timing issues in the gate-matrix layout style have not been addressed in the literature.
Notice that here we assume V DD is at the leftmost upper position and V SS is at the leftmost lower position, as shown in Figure 6.2(b) . However, the power line may be available on the top and the ground line available on the bottom in some cases. In these cases, at most two tracks, the track for the power line and the track for the ground line, are saved. Therefore, the bounds mentioned remain the same.
Our timing-driven CMOS layout procedure is (conceptually) illustrated in Figures 6.1 and 6.2. The procedure is summarized as follows:
1. Accept an equation as an input (see Figure 6 .1(a)). 2. Form a CMOS circuit to implement the function ( Figure 6.1(b) ). 3. Convert the circuit to two SPDHs: one corresponding to the PMOS circuit and the other corresponding to the NMOS circuit ( Figure 6.1(c) ). 4. Apply the reordering and layout algorithm to produce a simultaneous layout ( Figures 6.1(d), 6.2(a) ). 5. Finally, convert the simultaneous layout to a circuit layout ( Figure 6.2(b) ). In circuit applications, we modify the reordering and layout algorithm to directly accept circuits as inputs and to produce circuit layouts as outputs. Two examples are demonstrated in the following. Figure 6 .3 shows a carry look-ahead circuit [14] , an S-P tree corresponding to the PMOS circuit, and another S-P tree corresponding to the NMOS circuit. Figure 6 .4 shows the resulting circuit and S-P trees after the reordering and layout algorithm is applied. Figure 6 .5(a) shows the resulting layouts after the first three steps of the reordering and layout algorithm. In the first step of the bottom-up traverse, the P-type node of the NMOS S-P tree belongs to Case 1 (see Figure 5 .4). Both leaves are DoubleDouble-type layout representatives, and the resulting layouts are Double-Double type for both the NMOS and the PMOS circuits. In the second step, the P-type node of the PMOS S-P tree belongs to Case 2. The two subcircuits of the P-type node are Double-Double type. The resulting PMOS circuit layout is Double-Double type, and the resulting NMOS circuit layout is Single-Double type. The algorithm continues until it finishes traversing the S-P trees. Figure 6 .5(b) shows the result, and Figure 6 .5(c) shows the layout after redundant wires are cleaned up and the output signal line is connected. Figure 6 .6 shows another example from [12] . Its S-P trees corresponding to the PMOS circuit and the NMOS circuit are shown in Figures 6.7 and 6.8, respectively. Our layout of [12] 's circuit is shown in Figure 6 .9. For either the PMOS or the NMOS circuit, 11 tracks are necessary for the 38 transistors. The layout in [12] uses the same number of tracks without minimizing the longest path. The number of tracks of our layout can be further reduced after the redundant wires are cleaned up. Notice that we have taken advantage of reordering the serial paths.
7. Summary and conclusion. After introducing the terminology, which basically defines what an SPDH and a layout are, we have formulated the minmax mincut problem. It accepts an SPDH and produces a minimum cutwidth linear layout subject to the constraints that the source is at the leftmost position, the sink is at the rightmost position, and the longest path is minimized.
The constraints of the minmax mincut problem limit the solution space to TSlayouts, which are created by topological sorting. To explore the possible cutwidths (the track numbers), we define the pattern number k and prove that it is a lower bound of the cutwidths for a specific instance. Another lower bound is the balancing number m.
We have proposed two algorithms; both algorithms traverse corresponding S-P trees in a bottom-up manner and run in linear time. The main idea is to maintain suitable layout representatives to ensure proper growth of the number of necessary tracks.
The TS layout algorithm lays out an SPDH with at most 2(k +m) tracks, where k Fig. 6.3 . A carry look-ahead circuit from [14] , an S-P tree corresponding to the PMOS circuit, and an S-P tree corresponding to the NMOS circuit.
is the pattern number and m is the balancing number of the SPDH. If reordering the serial paths is allowed, the reordering and layout algorithm simultaneously lays out an SPDH and its dual with the same vertex order, and this algorithm uses O(log N ) tracks, where N is the number of vertices.
We discussed CMOS circuits and their gate-matrix layout style. Then we interpreted the minmax mincut problem as a timing-driven gate-matrix layout problem for CMOS since a topologically sorted solution not only minimizes the longest path but also reduces resistances in circuit design. The timing-driven gate-matrix layout problem is an issue which has not been addressed in the literature.
One possible approach to reduce the number of tracks is as follows. We use the techniques proposed here to fix the ordering of the columns (or transistors). Then we use one of the classical channel routers (e.g., [9, 16] ) to obtain a detour-free layout.
In short, motivated by CMOS circuit design we have formulated a novel linear arrangement problem, explored basic properties, and proposed two algorithms. Since performance issues are being paid close attention to, we expect more applications to emerge.
There are several possible research directions. To further improve the number of tracks is a problem that needs further research. To relax the input constraint from an SPDH to a general directed acyclic hypergraph remains open (e.g., interconnection of two or more functional cells). 
